IN THE CLAIMS:

Claim 1. (Currently Amended) A MOSFET logic circuit for performing a logic OR operation comprising:

a first and second transistors forming a transmission gate for outputting an intermediate signal, wherein at least a first and second input signals are provided to the first and second transistors; and

a third transistor for providing an output to be combined with said intermediate signal to create an output signal,

said first transistor receiving a first input signal, said third transistor receiving a second input signal, and said second transistor receiving an inverse of said second input signal,

said output signal being indicative of an OR operation performed on said first and said inverse of said second input signals, said output signal is outputted from the MOSFET logic circuit to any static CMOS logic gate.

Claim 2. (Currently Amended) The MOSFET logic circuit as in claim 1, wherein the said first and third transistors are PMOS transistors and said second transistor is a NMOS transistor.

Claim 4. (Currently Amended) The MOSFET logic circuit as in claim 1, wherein the first input signal is provided to a source of <u>said</u> first and second transistors, the <u>inverse of the</u> second input signal is provided to a gate of the second transistor, and a <u>complement of</u> the second input signal is provided to a gate of the first transistor.

Claim 5. (Currently Amended) The MOSFET logic circuit as in claim 1, wherein a complement of the second input is provided to a gate of a the third transistor.

Claim 6. (Cancelled)

Attorney Docket No.: YOR9-2001-0512US1 (728-218)

Claim 7. (Currently Amended) The MOSFET logic circuit as in claim 1, wherein when the <u>inverse of the second input signal</u> has a logic LOW level, the output of the MOSFET logic circuit is an output signal of the transmission gate.

Claim 8. (Currently Amended) The MOSFET logic circuit as in claim 1, wherein the third transistor of the three transistors is a pull-up transistor, and when the <u>inverse of the</u> second input signal has a logic HIGH level, the output of the MOSFET logic circuit has a voltage level approximately equal to a drain of the third transistor, which pulls up the output signal from the transmission gate to a logic HIGH level.

Claim 9. (Currently Amended) The MOSFET logic circuit as in claim 1, wherein a delay of the MOSFET logic circuit is one of a delay of the transmission gate formed by first and second transistors of the three transistors, and a delay of a the third transistor.

Claim 10. (Currently Added) A logic OR circuit comprising:

a transmission gate for outputting a first intermediate output signal, said transmission gate being formed by a pMOS transistor receiving a first input signal and a nMOS transistor receiving a <u>said</u> first input signal, wherein a gate of said pMOS transistor receives an inverse of a second input signal; and

a pull-up pMOS transistor receiving a complement of said second input signal, said pullup pMOS transistor providing a second intermediate output signal for combining with said first intermediate output signal to create an OR output signal,

wherein said OR output signal is indicative of an OR operation performed on said first and the reverse of second input signals, said OR output signal is outputted from the OR logic circuit to any static CMOS logic gate.